

WHAT IS CLAIMED IS:

- 1           1.     A programmable circuit operable to:  
2           receive firmware from an external source, the firmware representing a  
3     configuration;  
4           store the firmware in a memory; and  
5           download the firmware from the memory.
- 1           2.     The programmable circuit of claim 1, further operable to operate in  
2     the configuration after downloading the firmware from the memory.
- 1           3.     The programmable circuit of claim 1 wherein the memory  
2     comprises a nonvolatile memory.
- 1           4.     The programmable circuit of claim 1 wherein the memory  
2     comprises an external memory.
- 1           5.     A programmable circuit operable to:  
2           download from a memory first firmware that represents a first  
3     configuration;  
4           operate in the first configuration;  
5           download from the memory second firmware that represents a second  
6     configuration; and  
7           operate in the second configuration.
- 1           6.     The programmable circuit of claim 5 wherein the programmable  
2     circuit is further operable to:  
3           receive the second firmware from an external source while operating in  
4     the first configuration; and  
5           storing the second firmware in the memory while operating in the first  
6     configuration.
- 1           7.     A programmable-circuit unit, comprising:  
2           a memory; and  
3           a programmable circuit coupled to the memory and operable to,

4           receive firmware from an external source, the firmware  
5           representing a configuration of the programmable circuit,  
6           store the firmware in the memory, and  
7           download the firmware from the memory.

1           8.     The programmable-circuit unit of claim 7 wherein the memory  
2           comprises an electrically erasable and programmable read-only memory.

1           9.     The programmable-circuit unit of claim 7 wherein the  
2           programmable circuit comprises a field-programmable gate array.

1           10.    A programmable-circuit unit, comprising:  
2           a memory operable to store first and second firmware data that  
3           respectively represent first and second configurations; and  
4           a programmable circuit coupled to the memory and operable to,  
5           download the first firmware from the memory,  
6           operate in the first configuration,  
7           download the second firmware from the memory, and  
8           operate in the second configuration.

1           11.    The programmable-circuit unit of claim 10 wherein the  
2           programmable circuit is further operable to:  
3           receive the second firmware from an external source while operating in  
4           the first configuration; and  
5           store the second firmware in the memory while operating in the first  
6           configuration.

1           12.    The programmable-circuit unit of claim 10 wherein the  
2           programmable circuit is operable to load the second firmware while operating in  
3           the first configuration.

1           13.    A programmable-circuit unit, comprising:  
2           a memory operable to store first, second, third, and fourth firmware that  
3           respectively represent first, second, third, and fourth configurations;  
4           a first programmable circuit coupled to the memory and operable to,

5 download the first firmware from the memory,  
6 operate in the first configuration,  
7 download the second firmware from the memory, and  
8 operate in the second configuration; and  
9 a second programmable circuit coupled to the memory and to the first  
10 programmable circuit and operable to,  
11 download the third firmware data from the memory,  
12 operate in the third configuration,  
13 download the fourth firmware from the memory, and  
14 operate in the fourth configuration.

1 14. The programmable-circuit unit of claim 13 wherein the first  
2 programmable circuit is further operable to:  
3 receive the second and fourth firmware from an external source while  
4 operating in the first configuration; and  
5 store the second and fourth firmware in the memory while operating in the  
6 first configuration.

1 15. The programmable-circuit unit of claim 13 wherein the first and  
2 second programmable circuits comprise respective field-programmable gate  
3 arrays.

1 16. A computing machine, comprising:  
2 a processor; and  
3 a programmable-circuit unit coupled to the processor and comprising,  
4 a memory, and  
5 a programmable circuit coupled to the memory and operable to,  
6 receive from the processor firmware that represents a  
7 configuration of the programmable circuit,  
8 store the firmware in the memory, and  
9 download the firmware from the memory in response to the  
10 processor.

1           17.    The computing machine of claim 16 wherein the processor is  
2 operable to:  
3                before sending the firmware to the programmable circuit, determine  
4 whether the firmware is already stored in the memory; and  
5                send the firmware to the programmable circuit only if the firmware  
6 is not already stored in the memory.

1           18.    The computing machine of claim 16, further comprising:  
2                a configuration registry coupled to the processor and operable to  
3 store the firmware and to indicate that the firmware represents a desired  
4 configuration for the programmable circuit; and  
5                wherein the processor is operable to download the firmware from  
6 the configuration registry to the programmable circuit.

1           19.    The computing machine of claim 16, wherein:  
2                the programmable-circuit unit comprises a pipeline unit; and  
3                the programmable circuit includes a hardwired pipeline that is  
4 operable to operate on data.

1           20.    A computing machine, comprising:  
2 a processor; and  
3 programmable-circuit unit coupled to the processor and comprising,  
4                a memory operable to store first and second firmware that  
5 respectively represent first and second configurations; and  
6                a programmable circuit operable to,  
7                       download the first firmware from the memory,  
8                       operate in the first configuration,  
9                       download the second firmware from the memory in response  
10 to the processor, and  
11                operate in the second configuration.

1           21.    The computing machine of claim 20 wherein:  
2 the processor comprises a first test port;

the programmable-circuit unit comprise a second test port that is coupled to the first test port; and

the processor is operable to load the first firmware into memory via the first and second test ports.

22. The computing machine of claim 20 wherein:

the processor comprises a first test port;

the programmable-circuit unit comprise a second test port that is coupled to the first test port;

while operating in the first configuration, the programmable circuit is operable to perform a self test and to provide self-test data to the processor via the first and second test ports; and

the processor is operable to cause the programmable circuit to download the second firmware from memory only if the self-test data indicates a predetermined result of the self test.

23. The computing machine of claim 20 wherein:

the processor is operable to send the second firmware to the programmable circuit; and

while operating in the first configuration, the programmable circuit is operable to load the second firmware into the memory in response to the processor.

24. A computing machine, comprising:

a processor; and

programmable-circuit unit coupled to the processor and comprising,

a memory operable to store first, second, third, and fourth firmware that respectively represent first, second, third, and fourth configurations,

a first programmable circuit coupled to the memory and operable to,

download the first firmware from the memory,

operate in the first configuration,

download the second firmware from the memory in response to the processor, and operate in the second configuration, and a second programmable circuit coupled to the memory and to the first programmable circuit and operable to, download the third firmware from the memory, operate in the third configuration, download the fourth firmware from the memory in response to the processor, and operate in the fourth configuration.

25. The computing machine of claim 24 wherein:  
the processor comprises a first test port;  
the programmable-circuit unit comprise a second test port that is coupled to the first test port; and  
the processor is operable to load the first and third firmware into memory via the first and second test ports.

26. The computing machine of claim 24 wherein:  
the processor comprises a first test port;  
the programmable-circuit unit comprise a second test port that is coupled to the first test port;  
while operating in the first configuration, the first programmable circuit is operable to perform a first self test and to provide first self-test data to the processor via the first and second test ports;  
while operating in the third configuration, the second programmable circuit is operable to perform a second self test and to provide second self-test data to the processor via the first and second test ports; and  
the processor is operable to cause the first and second programmable circuits to respectively load the second and fourth firmware from the memory only if the first and second self-test data indicate respective predetermined results of the first and second self tests.

1           27.    The computing machine of claim 24 wherein:  
2           the processor is operable to send the second and fourth firmware to the  
3 first programmable circuit; and  
4           while operating in the first configuration, the first programmable circuit is  
5 operable to load the second and fourth firmware into the memory in response to  
6 the processor.

1           28.    The computing machine of claim 24 wherein the memory  
2 comprises:  
3           a first memory section coupled to the first programmable circuit and  
4 operable to store the first and second firmware; and  
5           a second memory section coupled to the first and second programmable  
6 circuits and operable to store the third and fourth firmware.

1           29.    The computing machine of claim 28 wherein the first and second  
2 memory sections are respectively disposed on first and second integrated  
3 circuits.

1           30.    A method, comprising:  
2           providing firmware to a programmable circuit, the firmware representing a  
3 configuration of the circuit;  
4           storing the configuration data in a memory with the programmable circuit;  
5 and  
6           downloading the configuration data from the memory into the  
7 programmable circuit.

1           31.    The method of claim 30, further comprising operating in the  
2 configuration after downloading the configuration data from the memory.

1           32.    A method, comprising:  
2           downloading into a programmable circuit first firmware that represents a  
3 first configuration;  
4           operating the programmable circuit in the first configuration;  
5           downloading into the programmable circuit second firmware that  
6 represents a second configuration; and

operating the programmable circuit in the second configuration after  
downloading the second firmware.

33. The method of claim 32 wherein downloading the second firmware  
comprises:

sending the second firmware to the programmable circuit;  
loading the second firmware into a memory with the programmable circuit  
while the programmable circuit is operating in the first configuration; and  
downloading the second firmware from the memory into the  
programmable circuit.

34. The method of claim 32 wherein downloading the second firmware  
comprises:

determining whether the second firmware is stored in a memory coupled  
to the programmable circuit;

sending the second firmware to the programmable circuit only if the  
second firmware is not stored in the memory;

loading the second firmware into the memory with the programmable  
circuit while the programmable circuit is operating in the first configuration; and  
downloading the second firmware from the memory into the  
programmable circuit.

35. The method of claim 32 wherein:

operating the programmable circuit in the first configuration comprises  
testing the programmable circuit; and

downloading the second firmware comprises downloading the second  
firmware only if the programmable circuit passes the testing.

36. A method, comprising:

downloading first and second firmware into first and second  
programmable circuits, respectively;

operating the first and second programmable circuits in the first and  
second configurations, respectively;



6            downloading third and fourth firmware into the first and second  
7    programmable circuits, respectively, via the first programmable circuit; and  
8            operating the first and second programmable circuits in the third  
9    configuration and fourth configurations, respectively.

1            37.    The method of claim 36 wherein downloading the first and second  
2    firmware comprises downloading the first and second firmware into the first and  
3    second programmable circuits, respectively, via a test port.

1            38.    The method of claim 36 wherein:  
2            operating the first and second programmable circuits in the first and  
3    second configurations comprises testing the first and second programmable  
4    circuits; and

5            loading the third and fourth firmware into the first and second  
6    programmable circuits comprises,

7                    loading the third firmware only if the testing indicates that the first  
8            programmable circuit is functioning as desired, and

9                    loading the fourth firmware only if the testing indicates that the  
10    second programmable circuit is functioning as desired.